{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:32:55Z","timestamp":1725708775800},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927429","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Pattern-based FPGA logic block and clustering algorithm"],"prefix":"10.1109","author":[{"given":"Xifan","family":"Tang","sequence":"first","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"year":"0","key":"17"},{"journal-title":"ABC A System for Squential Synthesis and Verification","year":"0","key":"18"},{"journal-title":"Intelligent FPGA Architecture Repository","year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554783"},{"key":"14","first-page":"227","author":"luu","year":"2011","journal-title":"Architecture Description and Packing for Logic Blocks with Hierarchy Modes and Complex Interconnect"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380635"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781339"},{"key":"3","first-page":"2345","article-title":"A novel packing algorithm for sparse crossbar FPGA architectures","author":"wang","year":"2008","journal-title":"ICSICT"},{"key":"2","first-page":"12","author":"lewis","year":"2003","journal-title":"The Stratix TM Routing and Logic Architecture"},{"journal-title":"Architecture and CAD for Deep-Submicron FPGAs","year":"1998","author":"betz","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412103"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606687"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"4","first-page":"877","article-title":"A new FPGA packing algorithm based on the modeling method for logic block","author":"ni","year":"2005","journal-title":"IEEE Int Conf ASIC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605448"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126604001222"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927429.pdf?arnumber=6927429","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T03:01:50Z","timestamp":1490324510000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927429\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927429","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}