{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:23:06Z","timestamp":1725697386595},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927432","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["Automatic high-level synthesis of multi-threaded hardware accelerators"],"prefix":"10.1109","author":[{"given":"Jens","family":"Huthmann","sequence":"first","affiliation":[]},{"given":"Julian","family":"Oppermann","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Koch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662507"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.180"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2013.6581538"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78610-8_19"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380661"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.96"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718365"},{"key":"9","article-title":"Optimizing synchronous circuitry by retiming","author":"leiserson","year":"1993","journal-title":"Third Caltech Conf on VLSI"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2011.5981506"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927432.pdf?arnumber=6927432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:20:46Z","timestamp":1490311246000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927432","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}