{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:49:46Z","timestamp":1771703386269,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927433","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs"],"prefix":"10.1109","author":[{"given":"Rehan","family":"Ahmed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Assem A. M.","family":"Bsoul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Hallschmid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard","family":"Klukas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"1192","article-title":"Chstone: A benchmark program suite for practical c-based high-level synthesis","author":"hara","year":"2008","journal-title":"IEEE ISCAS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2008.71"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681533"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662524"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050500"},{"key":"6","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/ICCD.2006.4380809","article-title":"A design approach for fine-grained run-time power gating using locally extracted sleep signals","author":"usami","year":"2006","journal-title":"Computer Design 2006 ICCD 2006 International Conference on"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466244"},{"key":"4","author":"hassan","year":"2010","journal-title":"Low-Power Design of Nanometer FPGAs Architecture and EDA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2014.1289"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829380"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","location":"Munich, Germany","start":{"date-parts":[[2014,9,2]]},"end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927433.pdf?arnumber=6927433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T22:53:14Z","timestamp":1498171994000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927433\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927433","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}