{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:34:34Z","timestamp":1729665274317,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927456","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T17:13:21Z","timestamp":1413998001000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["Tile-based bottom-up compilation of custom mesh-of-functional-units FPGA overlays"],"prefix":"10.1109","author":[{"given":"Davor","family":"Capalija","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tarek S.","family":"Abdelrahman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.104"},{"journal-title":"PlanAhead Design Analysis Tool","year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311188"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339135"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.7"},{"journal-title":"Quartus II Incremental Compilation for Hierarchical and Team-Based Design","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554786"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.47"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970355"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416740"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2012.6322876"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718360"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882481"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862654"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2079390"},{"key":"26","doi-asserted-by":"crossref","DOI":"10.1145\/2457443.2457448","article-title":"ReShape: Towards a high-level approach to design and operation of modular reconfigurable systems","author":"neely","year":"2013","journal-title":"ACM TRETS"},{"key":"27","article-title":"The erlangen slot machine: A dynamically reconfigurable FPGA-based computer","volume":"7","author":"majer","year":"0","journal-title":"J VLSI Sig Proc Sys"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629918"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28365-9_13"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.49"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.76"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.55"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645510"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645515"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/544536.544540"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718358"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380491"},{"key":"4","article-title":"SPICE2: Spatial processors interconnected for concurrent execution for accelerating the SPICE circuit simulator using an FPGA","author":"kapre","year":"2012","journal-title":"IEEE TCAD"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19475-7_39"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/2460216.2460227"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927456.pdf?arnumber=6927456","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T18:53:18Z","timestamp":1498157598000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927456\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927456","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}