{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:43:47Z","timestamp":1761648227279,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927470","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Exploring architecture parameters for dual-output LUT based FPGAs"],"prefix":"10.1109","author":[{"family":"Zhenghong Jiang","sequence":"first","affiliation":[]},{"family":"Colin Yu Lin","sequence":"additional","affiliation":[]},{"family":"Liqun Yang","sequence":"additional","affiliation":[]},{"family":"Fei Wang","sequence":"additional","affiliation":[]},{"family":"Haigang Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"288","DOI":"10.1109\/TVLSI.2004.824300","article-title":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","volume":"12","author":"ahmed","year":"2004","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.121549"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344675"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164048"},{"key":"7","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1007\/978-3-540-30117-2_16","article-title":"Improving FPGA performance and area using an adaptive logic module","author":"hutton","year":"2004","journal-title":"Field Programmable Logic and Application"},{"key":"6","article-title":"Fracturable FPGA logic elements","author":"hutton","year":"2006","journal-title":"CP-01006-1 0"},{"key":"5","first-page":"95","article-title":"Device handbook","volume":"2610","year":"2005","journal-title":"Altera Corporation"},{"volume":"5","journal-title":"Virtex-5 FPGA User Guide","year":"2009","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132691"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"11","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Computer Aided Verification"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927470.pdf?arnumber=6927470","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,16]],"date-time":"2019-08-16T14:24:16Z","timestamp":1565965456000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927470\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927470","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}