{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T14:23:40Z","timestamp":1768400620616,"version":"3.49.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927483","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-6","source":"Crossref","is-referenced-by-count":73,"title":["Trends of CPU, GPU and FPGA for high-performance computing"],"prefix":"10.1109","author":[{"given":"Mario","family":"Vestias","sequence":"first","affiliation":[]},{"given":"Horacio","family":"Neto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339275"},{"key":"17","first-page":"1","article-title":"Analysis of matrix multiplication on high density virtex-7 FPGA","author":"jos\ufffd","year":"2013","journal-title":"International Conference on Field Programmable Logic and Applications"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.84"},{"key":"33","year":"2012","journal-title":"LogiCORE IP Floating-Point Operator V6 0"},{"key":"15","year":"0"},{"key":"34","article-title":"Performance comparison of cholesky decomposition on GPUs and FPGAs","author":"yang","year":"2010","journal-title":"Symposium on Application Accelerators in High Performance Computing"},{"key":"16","year":"2013","journal-title":"Intel xeon phi product family performance"},{"key":"13","year":"0"},{"key":"14","year":"0"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.55"},{"key":"12","year":"0"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670345"},{"key":"20","author":"lotze","year":"2013","journal-title":"Benchmarks Intel Xeon Phi Vs NVIDIA Tesla GPU"},{"key":"22","year":"2013","journal-title":"CUDA Toolkit 5 0 Performance Report"},{"key":"23","year":"2012","journal-title":"NVIDIA Tesla K20-K20X GPU Accelerators - Benchmarks"},{"key":"24","author":"schifano","year":"2013","journal-title":"Multi-and Many-core Computing for Physics Applications"},{"key":"25","author":"smith","year":"2013","journal-title":"NVIDIA's GeForce GTX Titan Review Part 2 Titan's Performance Unveiled Titan's Compute Performance"},{"key":"26","year":"0","journal-title":"Http \/\/www srccomp com\/"},{"key":"27","first-page":"86","article-title":"Migration of cell broadband engine from 65nm SOI to 45nm SOI","author":"takahashi","year":"2008","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508139"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862656"},{"key":"3","author":"asanovic","year":"2008","journal-title":"The Parallel Computing Laboratory at U C Berkeley A Research Agenda Based on the Berkeley View"},{"key":"2","year":"2013","journal-title":"Radar Processing FPGAs or GPUs"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2011.11"},{"key":"1","year":"2010","journal-title":"Achieving One TeraFLOPS with 28-nm FPGAs"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2013.07.005"},{"key":"32","article-title":"Test-driving IntelR Xeon PhiTM coprocessors with a basic N-body simulation","author":"vladimirov","year":"2013","journal-title":"White Paper Colifax International"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/2463596.2486153","article-title":"GPU-CC: A reconfigurable GPU architecture with communicating cores","author":"braak","year":"2013","journal-title":"International Workshop on Software and Compilers for Embedded Systems"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/I2MTC.2013.6555510"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2009.38"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132672"},{"key":"8","year":"2006","journal-title":"Cray XD1 Supercomputer"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","location":"Munich, Germany","start":{"date-parts":[[2014,9,2]]},"end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927483.pdf?arnumber=6927483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,20]],"date-time":"2022-04-20T13:32:11Z","timestamp":1650461531000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927483\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927483","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}