{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:45:52Z","timestamp":1729676752031,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927494","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["FPGA architecture support for heterogeneous, relocatable partial bitstreams"],"prefix":"10.1109","author":[{"given":"Christophe","family":"Huriaux","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Sentieys","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Russell","family":"Tessier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.51"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.07.004"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311298"},{"key":"13","article-title":"Relocation of FPGA partial configuration bit-streams for soft-core microprocessors","author":"carver","year":"2008","journal-title":"Workshop on Soft Processor Systems"},{"key":"14","doi-asserted-by":"crossref","first-page":"504","DOI":"10.1109\/TVLSI.2008.917551","article-title":"A multilayer framework supporting autonomous run-time partial reconfiguration","volume":"16","author":"tan","year":"2008","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090676"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.14"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.155"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902203"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117224"},{"journal-title":"Partial Reconfiguration User Guide","year":"2013","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404179"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253733"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043324"},{"journal-title":"Increasing Design Functionality with Partial and Dynamic Reconfiguration in 28-nm FPGAs","year":"2010","key":"9"},{"key":"8","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1007\/3-540-61730-2_35","article-title":"A virtual hardware operating system for the Xilinx XC6200","author":"brebner","year":"1996","journal-title":"Field-Programmable Logic Smart Applications New Paradigms and Compilers"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927494.pdf?arnumber=6927494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T22:53:14Z","timestamp":1498171994000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927494","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}