{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:20:22Z","timestamp":1730222422910,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927495","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T17:13:21Z","timestamp":1413998001000},"page":"1-6","source":"Crossref","is-referenced-by-count":18,"title":["New approaches for in-system debug of behaviorally-synthesized FPGA circuits"],"prefix":"10.1109","author":[{"given":"Joshua S.","family":"Monson","sequence":"first","affiliation":[]},{"given":"Brad","family":"Hutchings","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Algorithms and Low Cost Architectures for Trace Bufferbased Silicon Debug","year":"2009","author":"prabhakar","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594727"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICICIC.2007.80"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437613"},{"key":"16","first-page":"862","author":"lin","year":"2008","journal-title":"A Multi-resolution Ahb Bus Tracer for Real-time Compression of Forward\/backward Traces in A Circular Buffer"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470747"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.102"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1995.527415"},{"key":"12","first-page":"134","author":"chen","year":"1997","journal-title":"A Source-Level Dynamic Analysis Methodology and Tool for High-Level Synthesis"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-011-9765-8"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157401"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"10","article-title":"Highlevel synthesis with behavioral level multi-cycle path analysis","author":"zheng","year":"0","journal-title":"FPL 2013 Conference Proceedings"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2255071"},{"journal-title":"Source Level Debugging of Circuits Synthesized from High Level Language Descriptions","year":"2004","author":"hemmert","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227258"},{"key":"4","first-page":"433","author":"cong","year":"2006","journal-title":"An Efficient and Versatile Scheduling Algorithm Based on Sdc Formulation"},{"key":"9","first-page":"2013","volume":"4","year":"2013","journal-title":"Vivado Design Suite User Guide High-Level Synthesis"},{"journal-title":"An Incremental Trace-based Debug System for Fieldprogrammable Gate-arrays","year":"2013","author":"keeley","key":"8"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927495.pdf?arnumber=6927495","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T22:21:04Z","timestamp":1490307664000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927495\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927495","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}