{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,20]],"date-time":"2026-10-20T22:30:28Z","timestamp":1792535428943,"version":"4.5.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927498","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-8","source":"Crossref","is-referenced-by-count":35,"title":["Effective FPGA debug for high-level synthesis generated circuits"],"prefix":"10.1109","author":[{"given":"Jeffrey","family":"Goeders","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven J.E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","year":"2012","journal-title":"Virtex-5 FPGA User Guide"},{"key":"17","year":"2013","journal-title":"Internal Memory (RAM or ROM) User Guide"},{"key":"18","year":"2014","journal-title":"Virtex-6 FPGA Memory Resources User Guide"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699214"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437613"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770739"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2189395"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718365"},{"key":"20","year":"2014"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003792"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.66"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1049\/cce:20000608"},{"key":"25","doi-asserted-by":"crossref","DOI":"10.21236\/ADA419973","author":"hutchings","year":"2003","journal-title":"Unified Debug Environment for Adaptive Computing Systems"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/2567662"},{"key":"27","first-page":"514","article-title":"Automatic generation of breakpoint hardware for silicon debug","author":"vermeulen","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227258"},{"key":"29","author":"tripp","year":"2002","journal-title":"Sea Cucumber A Synthesizing Compiler for FPGAs"},{"key":"3","volume":"3","year":"2013","journal-title":"Quartus II Handbook Version 11 1"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718319"},{"key":"10","article-title":"Instrumenting bitstreams for debugging FPGA circuits","author":"graham","year":"2001","journal-title":"Field-Programmable Custom Computing Machines"},{"key":"1","year":"2012","journal-title":"Occupational Outlook Handbook"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.102"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.41"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"5","year":"2014","journal-title":"Certus ASIC Prototyping Debug Solution"},{"key":"4","year":"2012","journal-title":"Chipscope Pro Software and Cores User Guide"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297671"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.103"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","location":"Munich, Germany","start":{"date-parts":[[2014,9,2]]},"end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927498.pdf?arnumber=6927498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,16]],"date-time":"2019-08-16T14:23:46Z","timestamp":1565965426000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927498\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927498","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}