{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T08:37:11Z","timestamp":1758271031388,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927501","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T17:13:21Z","timestamp":1413998001000},"page":"1-7","source":"Crossref","is-referenced-by-count":9,"title":["Automated framework for FPGA-based parallel genetic algorithms"],"prefix":"10.1109","author":[{"given":"Liucheng","family":"Guo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David B","family":"Thomas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ce Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2194171"},{"journal-title":"Practical Genetic Algorithms","year":"2004","author":"haupt","key":"22"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-009-9091-4"},{"journal-title":"Programming MPC Systems White Paper","year":"2013","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1749603.1749604"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045086"},{"key":"13","first-page":"1","article-title":"A scalable array for Cellular Genetic Algorithms: TSP as case study","author":"santos","year":"2012","journal-title":"IEEE International Conference on ReConFigurable Computing and FPGAs (ReConFig)"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645599"},{"key":"11","first-page":"125","article-title":"A parallel processor for distributed genetic algorithm with redundant binary number","author":"kamimura","year":"2012","journal-title":"6th International Conference on New Trends in Information Science and Service Science and Data Mining (ISSDM)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2008.34"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1142\/3904"},{"key":"3","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1109\/FPGA.1995.241945","article-title":"hga: a hardware-based genetic algorithm","author":"scott","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"20","first-page":"69","article-title":"Customisable architectures for the set covering problem","author":"guo","year":"2013","journal-title":"International Workshop on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART)"},{"journal-title":"Introduction to Genetic Algorithms","year":"2008","author":"sivanandam","key":"2"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-22084-5","volume":"367","author":"luque","year":"2011","journal-title":"Parallel Genetic Algorithms Theory and Real World Applications"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.43"},{"key":"7","first-page":"571","article-title":"Multi-gap: Parallel and distributed genetic algorithms in VLSI","volume":"5","author":"yoshida","year":"1999","journal-title":"Systems Man and Cybernetics"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2009.2025032"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272482"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICICISYS.2009.5358044"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2006.1688660"},{"key":"8","first-page":"143","article-title":"VLSI processor of parallel genetic algorithm","author":"choi","year":"2000","journal-title":"IEEE Asia Pacific Conference on ASIC"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927501.pdf?arnumber=6927501","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T18:53:15Z","timestamp":1498157595000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927501\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927501","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}