{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,21]],"date-time":"2026-09-21T12:22:11Z","timestamp":1789993331041,"version":"4.0.1"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927507","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-7","source":"Crossref","is-referenced-by-count":32,"title":["DyRACT: A partial reconfiguration enabled accelerator and test platform"],"prefix":"10.1109","author":[{"given":"Kizheppatt","family":"Vipin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Suhaib A.","family":"Fahmy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","article-title":"A new framework to accelerate Virtex-II Pro dynamic partial selfreconfiguration","author":"claus","year":"2007","journal-title":"Proceedings of IEEE International Symposium on Parallel & Distributed Processing Workshops and Phd Forum (IPDPSW)"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.46"},{"key":"18","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/IWRSP.2003.1207038","article-title":"A versatile framework for FPGA field updates: An application of partial self-reconfiguration","author":"fong","year":"2003","journal-title":"Proceedings of International Workshop on Rapid Systems Prototyping"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.904080"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803687"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132709"},{"key":"14","first-page":"245","article-title":"Using run-time reconfiguration for fault injection in hardware prototypes","author":"antoni","year":"2002","journal-title":"Proc Int Symp Defect and Fault Tolerance VLSI Syst (DFT)"},{"key":"11","article-title":"Achieving real data throughput for an FPGA co-processor","author":"chamberlain","year":"2004","journal-title":"Proc Workshop on Building Block Engine Architectures for Computers and Networks"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645504"},{"key":"21","article-title":"Minimizing partial reconfiguration overhead with fully streaming DMA engines and intelligent ICAP controller","author":"liu","year":"2009","journal-title":"Microsoft Research Tech Rep MSR-TR-2009-150"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272463"},{"key":"22","author":"tam","year":"2010","journal-title":"Xapp883 Fast Configuration of PCI Express Technology Through Partial Reconfiguration"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.40"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412113"},{"key":"25","year":"2013","journal-title":"Plan Ahead User Guide"},{"key":"26","year":"0","journal-title":"Performance Application Programming Interface (PAPI)"},{"key":"27","year":"0","journal-title":"DyRACT Repository"},{"key":"3","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/TCSVT.2009.2026831","article-title":"FPGA design and implementation of a real-time stereo vision system","volume":"20","author":"jin","year":"2010","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"2","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1049\/cp:20080652","article-title":"An FPGA-based cognitive radio framework","author":"lotze","year":"2008","journal-title":"IET Irish Signals and Systems Conference (ISSC 2008) ISSC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2004.1421696"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.79"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-48302-1_24"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718342"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.44"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.29"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISTMWC.2007.4299250"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2314390"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","location":"Munich, Germany","start":{"date-parts":[[2014,9,2]]},"end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927507.pdf?arnumber=6927507","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T22:53:20Z","timestamp":1498172000000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927507\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927507","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}