{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:42:01Z","timestamp":1725424921621},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/fpl.2015.7293945","type":"proceedings-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T17:58:09Z","timestamp":1444327089000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Using island-style bi-directional intra-CLB routing in low-power FPGAs"],"prefix":"10.1109","author":[{"given":"Oluseyi","family":"Ayorinde","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"He Qi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benton H.","family":"Calhoun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"760","article-title":"Vdd programmability to reduce FPGA interconnect power","author":"li","year":"2004","journal-title":"Proceedings of the 2004 IEEEI ACM International conference on Computer-aided design (ICCAD '04)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231035"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217592"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360299"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950434"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617466"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611844"},{"journal-title":"Lattice Semiconductor Corp","year":"0","key":"ref6"},{"journal-title":"Altera Corp","year":"0","key":"ref5"},{"key":"ref8","article-title":"Logic synthesis and optimization benchmarks user guide","author":"yang","year":"1991","journal-title":"Microelectronic Center of North Carolina"},{"journal-title":"Xilinx Corp","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"}],"event":{"name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2015,9,2]]},"location":"London, United Kingdom","end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7284611\/7293744\/07293945.pdf?arnumber=7293945","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:20:24Z","timestamp":1490379624000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7293945\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpl.2015.7293945","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}