{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:06:32Z","timestamp":1729638392763,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/fpl.2015.7293980","type":"proceedings-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T17:58:09Z","timestamp":1444327089000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["An automated technique to generate relocatable partial bitstreams for Xilinx FPGAs"],"prefix":"10.1109","author":[{"given":"Roel","family":"Oomen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tuan","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311298"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-33078-0_11","article-title":"A Bitstream Relocation Technique to Improve Flexibility of Partial Reconfiguration","volume":"7439","author":"ichinomiya","year":"2012","journal-title":"Algorithms and Architectures for Parallel Processing ser Lecture Notes in Computer Science Springer Berlin Heidelberg"},{"key":"ref12","article-title":"Relocation of Reconfigurable Modules on Xilinx FPGA","author":"drahonovsky","year":"2013","journal-title":"DDECS"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927480"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-1225-0","author":"koch","year":"2013","journal-title":"Partial Reconfiguration on FPGAs"},{"journal-title":"Using Constraints (ug903)","year":"2014","key":"ref15"},{"journal-title":"7 Series FPGAs Configuration (ug470)","year":"2014","key":"ref16"},{"journal-title":"Design Analysis (ug906)","year":"2014","key":"ref17"},{"key":"ref4","article-title":"A Flexible Smart Camera System Based on a Partially Reconfigurable Dynamic FPGA-SoC","author":"ziener","year":"0","journal-title":"FPL 2011"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.69"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2138140"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470732"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927492"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.93"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"journal-title":"Partial Reconfiguration (ug909)","year":"2014","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.380"}],"event":{"name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2015,9,2]]},"location":"London, United Kingdom","end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7284611\/7293744\/07293980.pdf?arnumber=7293980","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T17:00:21Z","timestamp":1498237221000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7293980\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/fpl.2015.7293980","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}