{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:11:14Z","timestamp":1742382674196},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/fpl.2015.7294002","type":"proceedings-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T17:58:09Z","timestamp":1444327089000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["A portable open-source controller for safe Dynamic Partial Reconfiguration on Xilinx FPGAs"],"prefix":"10.1109","author":[{"given":"Stefano","family":"Di Carlo","sequence":"first","affiliation":[]},{"given":"Paolo","family":"Prinetto","sequence":"additional","affiliation":[]},{"given":"Pascal","family":"Trotta","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Andersson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412113"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2014.6820293"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2012.6268660"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2014.6880162"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272463"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2011.2159495"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028931"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/0471792748"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645549"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2014.6868784"},{"journal-title":"Vivado Design Suite User Guide-Partial Reconfiguration v 2014 4 (UG909) Xilinx Corporation","year":"2014","key":"ref6"},{"journal-title":"GRLIB IP Library User's Manual v1 4 1-b4156 ed","year":"2015","author":"cobham gaisler","key":"ref5"},{"journal-title":"LogiCORE IP AXI HWICAP v3 0 (PG134) Xilinx Corporation","year":"2013","key":"ref8"},{"journal-title":"LogiCORE IP XPS HWICAP v5 01a (DS586) Xilinx Corporation","year":"2011","key":"ref7"},{"journal-title":"Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite Xilinx Corporation","year":"2012","key":"ref2"},{"journal-title":"Reconfigurable Field Programmable Gate Arrays for Mission-Critical Applications","year":"2010","author":"battezzati","key":"ref1"},{"journal-title":"PRC\/EPRC Data Integrity and Security Controller for Partial Reconfiguration (XAPP887) v1 1 Xilinx Corporation","year":"2012","key":"ref9"}],"event":{"name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2015,9,2]]},"location":"London, United Kingdom","end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7284611\/7293744\/07294002.pdf?arnumber=7294002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:25:05Z","timestamp":1490379905000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7294002\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/fpl.2015.7294002","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}