{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:20:31Z","timestamp":1730222431783,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/fpl.2015.7294011","type":"proceedings-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T21:58:09Z","timestamp":1444341489000},"page":"1-8","source":"Crossref","is-referenced-by-count":8,"title":["Automatic support for multi-module parallelism from computational patterns"],"prefix":"10.1109","author":[{"given":"Nithin","family":"George","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"HyoukJoong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Novo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhsen","family":"Owaida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Andrews","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kunle","family":"Olukotun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.745"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.020"},{"key":"ref12","first-page":"609","article-title":"OptiML: An Implicitly Parallel Domain-Specific Language for Machine Learning","author":"sujeeth","year":"2011","journal-title":"28th International Conference on Machine Learning (ICML)"},{"journal-title":"Xilinx","article-title":"Vivado Design Suite","year":"2015","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"journal-title":"Nvidia","article-title":"Nvidia CUDA Programming Guide","year":"2009","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.69"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"journal-title":"Pthreads Programming","year":"1996","author":"nichols","key":"ref19"},{"key":"ref28","first-page":"161","article-title":"Optimizing FPGA-Based Accelerator Design for Deep Convolutional Neural Networks","author":"zhang","year":"2015","journal-title":"Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001431"},{"journal-title":"Xilinx","article-title":"Vivado High-Level Synthesis","year":"2015","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/649057"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339272"},{"key":"ref8","first-page":"57","article-title":"False Sharing and its Effect on Shared Memory Performance","volume":"4","author":"bolosky","year":"1993","journal-title":"USENIX Experiences with Distributed and Multiprocessor Systems-"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927454"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.68"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2659000"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270297"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912106"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718365"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.110"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.48"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662507"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231101"}],"event":{"name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2015,9,2]]},"location":"London, United Kingdom","end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7284611\/7293744\/07294011.pdf?arnumber=7294011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T22:22:16Z","timestamp":1490394136000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7294011\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/fpl.2015.7294011","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}