{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T12:00:26Z","timestamp":1770292826331,"version":"3.49.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/fpl.2015.7294012","type":"proceedings-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T17:58:09Z","timestamp":1444327089000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["ParaLaR: A parallel FPGA router based on Lagrangian relaxation"],"prefix":"10.1109","author":[{"family":"Chin Hau Hoo","sequence":"first","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]},{"family":"Yajun Ha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/BF00288961"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505431"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593177"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013991"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950447"},{"key":"ref17","article-title":"Logic synthesis and optimization benchmarks user guide: version 3.0","author":"yang","year":"1991","journal-title":"Microelectronic Center of North Carolina"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BF01187035"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_28"},{"key":"ref3","first-page":"213","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"FPL"},{"key":"ref6","first-page":"371","article-title":"TRACER-fpga: a router for RAM-based FPGA's","volume":"14","author":"chen","year":"1995","journal-title":"IEEE TCAD"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.856973"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165715"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.552083"},{"key":"ref1","author":"ahuja","year":"1993","journal-title":"Network Flows Theory Algorithms and Applications"},{"key":"ref9","first-page":"35","article-title":"Completing high-quality global routes","author":"hu","year":"2010","journal-title":"ISPD"}],"event":{"name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","location":"London, United Kingdom","start":{"date-parts":[[2015,9,2]]},"end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7284611\/7293744\/07294012.pdf?arnumber=7294012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:27:39Z","timestamp":1490380059000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7294012\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fpl.2015.7294012","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}