{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:45:51Z","timestamp":1725540351315},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/fpl.2015.7294014","type":"proceedings-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T17:58:09Z","timestamp":1444327089000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["A technology mapper for depth-constrained FPGA logic cells"],"prefix":"10.1109","author":[{"family":"Zhenghong Jiang","sequence":"first","affiliation":[]},{"given":"Grace","family":"Zgheib","sequence":"additional","affiliation":[]},{"family":"Colin Yu Lin","sequence":"additional","affiliation":[]},{"given":"David","family":"Novo","sequence":"additional","affiliation":[]},{"given":"Zhihong","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Liqun","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Haigang","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534924"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132691"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145715"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645566"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554791"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882119"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1561\/1000000003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"}],"event":{"name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2015,9,2]]},"location":"London, United Kingdom","end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7284611\/7293744\/07294014.pdf?arnumber=7294014","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:01:16Z","timestamp":1490378476000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7294014\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2015.7294014","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}