{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:05:08Z","timestamp":1725613508916},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/fpl.2015.7294016","type":"proceedings-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T21:58:09Z","timestamp":1444341489000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Optimised OpenCL workgroup synthesis for hybrid ARM-FPGA devices"],"prefix":"10.1109","author":[{"given":"Mohammad","family":"Hosseinabady","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Luis","family":"Nunez-Yanez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"SDAccel development environment","year":"2015","key":"ref10"},{"key":"ref11","article-title":"pocl: A performance-portable OpenCL implementation","author":"jskelinen","year":"2014","journal-title":"International Journal of Parallel Programming"},{"journal-title":"The Llvm Compiler Infrastructure","year":"2015","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155101"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1023\/A:1018744411700"},{"journal-title":"OpenCL Black-Scholes option pricing","article-title":"NVIDIA OpenCL SDK Code Samples","year":"2015","key":"ref15"},{"journal-title":"CO-PRocessing THReads (COPRTHR) SDK","year":"2015","author":"brown deer","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339272"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105349"},{"journal-title":"Khronos OpenCL Working Group Tech Rep Version 2 0","article-title":"The OpenCL specification","year":"2014","key":"ref6"},{"journal-title":"Altera Corporation Tech Rep WP-01197–2 0","article-title":"Radar processing: FPGAs or GPUs?","year":"2013","key":"ref5"},{"journal-title":"Altera Corporation Tech Rep 2014 12 15","article-title":"Altera SDK for OpenCL best practices guide","year":"2014","key":"ref8"},{"key":"ref7","first-page":"458","article-title":"OpenRCL: low-power highperformance computing with reconfigurable devices","author":"lin","year":"2010","journal-title":"Proc Field Program Logic (FPL)"},{"journal-title":"Altera Corporation Tech Rep CV-5V2 2015 01 23","article-title":"Cyclone v device handbook volume 1: Device interfaces and integration","year":"2015","key":"ref2"},{"key":"ref1","article-title":"The Zynq Book Tutorials","author":"crockett","year":"2014","journal-title":"Department of Electronic and Electrical Engineering University of Strathclyde Glasgow Scotland UK"},{"journal-title":"Altera Corporation Tech Rep","article-title":"OpenCL for Altera FPGAs: Accelerating performance and design productivity","year":"2012","key":"ref9"}],"event":{"name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2015,9,2]]},"location":"London, United Kingdom","end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7284611\/7293744\/07294016.pdf?arnumber=7294016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T22:22:19Z","timestamp":1490394139000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7294016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fpl.2015.7294016","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}