{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T20:02:19Z","timestamp":1769198539802,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577299","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T18:11:15Z","timestamp":1475172675000},"page":"1-11","source":"Crossref","is-referenced-by-count":9,"title":["ParaFRo: A hybrid parallel FPGA router using fine grained synchronization and partitioning"],"prefix":"10.1109","author":[{"given":"Chin Hau","family":"Hoo","sequence":"first","affiliation":[]},{"given":"Yajun","family":"Ha","sequence":"additional","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593177"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993501"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372558"},{"key":"ref14","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.84"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.856973"},{"key":"ref6","first-page":"1","article-title":"Paralar: A parallel fpga router based on lagrangian relaxation","author":"hoo","year":"2015","journal-title":"FPL"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165715"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_28"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","location":"Lausanne, Switzerland","start":{"date-parts":[[2016,8,29]]},"end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577299.pdf?arnumber=7577299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T22:46:09Z","timestamp":1476225969000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577299","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}