{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T01:59:25Z","timestamp":1769133565105,"version":"3.49.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577307","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T22:11:15Z","timestamp":1475187075000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["Improving the efficiency of PUF-based key generation in FPGAs using variation-aware placement"],"prefix":"10.1109","author":[{"given":"Shrikant","family":"Vyas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naveen Kumar","family":"Dumpala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Russell","family":"Tessier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel E.","family":"Holcomb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref11","article-title":"Intrinsic PUFs from flip-flops on reconfigurable devices","volume":"17","author":"maes","year":"2008","journal-title":"3rd Benelux Workshop on Information and System Security"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_37"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.77"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270300"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_25"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927384"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MINES.2011.82"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311193"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457107"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1137\/060651380"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2370531"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881538"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419927"},{"key":"ref1","article-title":"Helion Corp. Product Brief: AES-XTS Cores for FPGA","year":"2016"},{"key":"ref9","first-page":"28","article-title":"A fuzzy commitment scheme","author":"juels","year":"1999","journal-title":"Proc Computers and Communications"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","location":"Lausanne, Switzerland","start":{"date-parts":[[2016,8,29]]},"end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577307.pdf?arnumber=7577307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,12]],"date-time":"2016-10-12T02:43:42Z","timestamp":1476240222000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577307","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}