{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T08:17:14Z","timestamp":1770279434739,"version":"3.49.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577326","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T22:11:15Z","timestamp":1475187075000},"page":"1-10","source":"Crossref","is-referenced-by-count":26,"title":["The speed of diversity: Exploring complex FPGA routing topologies for the global metal layer"],"prefix":"10.1109","author":[{"given":"Oleg","family":"Petelin","sequence":"first","affiliation":[]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.75006"},{"key":"ref11","article-title":"2013 Report, Interconnect Chapter","year":"0"},{"key":"ref12","article-title":"UltraScale Architecture and Product Overview","year":"0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref14","first-page":"12","article-title":"The Stratix Routing and Logic Architecture","author":"lewis","year":"2003","journal-title":"FPGA"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225886"},{"key":"ref16","article-title":"FPGA Routing Structures: A Novel Switch Block and Depopulated Interconnect Matrix Architectures","author":"masud","year":"1999","journal-title":"University of British Columbia"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275134"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568551"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724540"},{"key":"ref3","article-title":"2011 Report, Interconnect Chapter","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref8","article-title":"Advancing Moore's Law on 2014","year":"2014"},{"key":"ref7","article-title":"Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory","author":"wilton","year":"1997"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435292"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689077"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4941-0"},{"key":"ref21","article-title":"ECP5 and EC5–5G Family Data Sheet","year":"2016"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777267"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503071"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","location":"Lausanne, Switzerland","start":{"date-parts":[[2016,8,29]]},"end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577326.pdf?arnumber=7577326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,12]],"date-time":"2016-10-12T02:52:20Z","timestamp":1476240740000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577326","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}