{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:10:57Z","timestamp":1729635057237,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577333","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T22:11:15Z","timestamp":1475187075000},"page":"1-9","source":"Crossref","is-referenced-by-count":1,"title":["Optimizing interconnection complexity for realizing fixed permutation in data and signal processing algorithms"],"prefix":"10.1109","author":[{"given":"Ren","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689068"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1964.tb04103.x"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645545"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2004.1342486"},{"key":"ref14","volume":"1","author":"moon","year":"2000","journal-title":"Mathematical Methods and Algorithms for Signal Processing"},{"year":"0","key":"ref15","article-title":"XST user guide for Virtex-6, Spartan-6, and 7 series devices"},{"year":"0","key":"ref16","article-title":"SPIRAL Hardware Generator"},{"year":"0","key":"ref17","article-title":"DDR3 SDRAM System-Power Calculator"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2014.7041004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.806904"},{"journal-title":"Systematic methods for designing stride permutation interconnections","year":"2004","author":"j\u00e4rvinen","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393322"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1502793.1502799"},{"key":"ref7","first-page":"766","article-title":"A new approach to pipeline FFT processor","author":"he","year":"1996","journal-title":"Proc of Parallel Processing Symposium (IPPS) '96"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391582"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732285"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090831"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2016,8,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577333.pdf?arnumber=7577333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,12]],"date-time":"2016-10-12T02:41:23Z","timestamp":1476240083000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577333\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577333","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}