{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T00:17:51Z","timestamp":1725754671111},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577337","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T22:11:15Z","timestamp":1475187075000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["A highly-dense mixed grained reconfigurable architecture with overlay crossbar interconnect using via-switch"],"prefix":"10.1109","author":[{"given":"Junshi","family":"Hotate","sequence":"first","affiliation":[{"name":"Ritsumeikan University, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Kishimoto","sequence":"additional","affiliation":[{"name":"Ritsumeikan University, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshiki","family":"Higashi","sequence":"additional","affiliation":[{"name":"Ritsumeikan University, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"Ochi","sequence":"additional","affiliation":[{"name":"Ritsumeikan University, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryutaro","family":"Doi","sequence":"additional","affiliation":[{"name":"Osaka University, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Munehiro","family":"Tada","sequence":"additional","affiliation":[{"name":"NEC Corporation, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadahiko","family":"Sugibayashi","sequence":"additional","affiliation":[{"name":"NEC Corporation, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazutoshi","family":"Wakabayashi","sequence":"additional","affiliation":[{"name":"NEC Corporation, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[{"name":"Kyoto University, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yukio","family":"Mitsuyama","sequence":"additional","affiliation":[{"name":"Kochi University of Technology, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[{"name":"Osaka University, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2204263"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689088"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783344"},{"key":"ref13","first-page":"32","article-title":"A novel two-varistors (a-Si\/SiN\/a-Si) selected complementary atom switch (2V-l CAS) for nonvolatile crossbar switch with multiple fan-outs","author":"banno","year":"2015","journal-title":"Dig IEDM"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2051191"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2275188"},{"key":"ref16","first-page":"12","article-title":"The Stratix routing and logic architecture","author":"lewis","year":"2003","journal-title":"Proc FPGA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2015.7458342"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.898829"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2226747"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2169070"},{"key":"ref7","first-page":"406","article-title":"Non-volatile 3D-FPGA with monolithically stacked RRAM based configuration memory","author":"liau","year":"2012","journal-title":"Dig ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746296"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2016,8,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577337.pdf?arnumber=7577337","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:28:37Z","timestamp":1714760917000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7577337\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577337","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}