{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:46:43Z","timestamp":1761648403346},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577339","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T18:11:15Z","timestamp":1475172675000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["FMER: A hybrid configuration memory error recovery scheme for highly reliable FPGA SoCs"],"prefix":"10.1109","author":[{"given":"Dimitris","family":"Agiakatsikas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ediz","family":"Cetin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oliver","family":"Diessel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Reliability of Computer Systems and Networks Fault Tolerance Analysis and Design","year":"2003","author":"shooman","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.69"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2014.7004593"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-14352-1_3"},{"journal-title":"Product Guide PG036 (v4 1)","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2015.7231160"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/23.659030"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.25"},{"journal-title":"User Guide UG702 (v14 5)","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2671181"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2016,8,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577339.pdf?arnumber=7577339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T22:42:42Z","timestamp":1476225762000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577339\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577339","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}