{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:55:40Z","timestamp":1729677340145,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577341","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T22:11:15Z","timestamp":1475187075000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Stress-aware routing to mitigate aging effects in SRAM-based FPGAs"],"prefix":"10.1109","author":[{"given":"Behnam","family":"Khaleghi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behzad","family":"Omidi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hossein","family":"Asadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/FPL.2006.311199"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/2617593"},{"key":"ref11","article-title":"Logic synthesis and optimization benchmarks user guide: version 3.0","author":"yang","year":"1991","journal-title":"Microelectronic Center of North Carolina"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TNANO.2013.2253795"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/FPL.2013.6645596"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/FPL.2010.88"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TDSC.2007.70235"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ICCAD.2015.7372547"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TEST.2013.6651926"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/FPT.2012.6412136"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ISQED.2011.5770695"},{"key":"ref28","article-title":"Architecture and CAD for deep-submicron FPGAs","volume":"497","author":"betz","year":"2012"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/FPT.2011.6132704"},{"year":"2011","journal-title":"Hand Book Altera","article-title":"Stratix-2 platform FPGA hand book","key":"ref27"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ICCAD.2014.7001394"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/FPT.2009.5377640"},{"year":"0","key":"ref29"},{"key":"ref5","first-page":"717","article-title":"Impact of nbti on fpgas","author":"rarnakrishnan","year":"2007","journal-title":"VLSI Design 2007 Held jointly with 6th International Conference on Embedded Systems 20th International Conference"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TVLSI.2007.909795"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TNS.2007.910426"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCAD.2006.884574"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/LES.2015.2406791"},{"year":"2015","journal-title":"Data Sheet","article-title":"7 series fpgas overview","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/DSN.2013.6575315"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ISVLSI.2010.15"},{"key":"ref21","first-page":"546","article-title":"Low power aging-aware register file design by duty cycle balancing","author":"wang","year":"2012","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1007\/11549703_6"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/2744769.2744834"},{"year":"2008","journal-title":"Xilinx TMRTool User Guide","article-title":"Virtex-4 platform FPGA user guide","key":"ref26"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/FPL.2013.6645511"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2016,8,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577341.pdf?arnumber=7577341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,12]],"date-time":"2016-10-12T02:44:45Z","timestamp":1476240285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577341\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577341","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}