{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T15:40:06Z","timestamp":1769182806140,"version":"3.49.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577342","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T22:11:15Z","timestamp":1475187075000},"page":"1-11","source":"Crossref","is-referenced-by-count":20,"title":["Measure twice and cut once: Robust dynamic voltage scaling for FPGAs"],"prefix":"10.1109","author":[{"given":"Ibrahim","family":"Ahmed","sequence":"first","affiliation":[]},{"given":"Shuze","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Olivier","family":"Trescases","sequence":"additional","affiliation":[]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"396","article-title":"Characterizing process variation in nanometer cmos","author":"agarwal","year":"2007","journal-title":"DAC"},{"key":"ref11","article-title":"An 711: Power reduction features in arria 10","year":"2015","journal-title":"Altera"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568543"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.27"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645598"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554784"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2513683.2513689"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2392616.2392618"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966717"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882503"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.31"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"ref27","article-title":"Quartus-ii university interface program","year":"2009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360302"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689062"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435281"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412117"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412136"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2016.7468125"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770808"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1561\/1000000005","article-title":"Fpga architecture: Survey and challenges","volume":"2","author":"kuon","year":"2008","journal-title":"Found Trends Electron Des Autom"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271113"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030195"},{"key":"ref24","first-page":"12","article-title":"The stratix TM routing and logic architecture","author":"lewis","year":"2003","journal-title":"FPGA"},{"key":"ref23","article-title":"Cyclone iv device handbook","year":"2014","journal-title":"Altera"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1145\/360276.360299","article-title":"Using sparse crossbars within lut clusters","author":"lemieux","year":"2001","journal-title":"FPGA"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","location":"Lausanne, Switzerland","start":{"date-parts":[[2016,8,29]]},"end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577342.pdf?arnumber=7577342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,20]],"date-time":"2023-08-20T08:34:46Z","timestamp":1692520486000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577342","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}