{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:22:25Z","timestamp":1725387745042},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577345","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T18:11:15Z","timestamp":1475172675000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["A low-power MTJ-based nonvolatile FPGA using self-terminated logic-in-memory structure"],"prefix":"10.1109","author":[{"given":"Daisuke","family":"Suzuki","sequence":"first","affiliation":[]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282195"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2322387"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.4906760"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2251326"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055392"},{"article-title":"Arcitecture and CAD for deep-submicron FPGAs","year":"1999","author":"betz","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2006.306511"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479020"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.3672411"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.51.11PB02"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231371"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2372034"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242460"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2016,8,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577345.pdf?arnumber=7577345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T22:40:58Z","timestamp":1476225658000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577345","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}