{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:39:44Z","timestamp":1729615184527,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577357","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T18:11:15Z","timestamp":1475172675000},"page":"1-9","source":"Crossref","is-referenced-by-count":12,"title":["FPGA-based accelerator design from a domain-specific language"],"prefix":"10.1109","author":[{"given":"M. Akif","family":"Ozkan","sequence":"first","affiliation":[]},{"given":"Oliver","family":"Reiche","sequence":"additional","affiliation":[]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488747"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567546"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347581"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339272"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.19"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509613"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2601097.2601174"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927454"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294011"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245730"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656081"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28649-3_10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.1998.710815"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2009.5226333"},{"key":"ref7","first-page":"4","article-title":"Pyramidal implementation of the affine Lucas Kanade feature tracker description of the algorithm","volume":"5","author":"bouguet","year":"2001","journal-title":"Intel Corporation"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2394802"},{"journal-title":"The OpenCL Specification Version 2 0 Document Revision 22","year":"2014","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8_6"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2016,8,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577357.pdf?arnumber=7577357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T22:36:11Z","timestamp":1476225371000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577357\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577357","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}