{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:49:09Z","timestamp":1729648149541,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577371","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T18:11:15Z","timestamp":1475172675000},"page":"1-11","source":"Crossref","is-referenced-by-count":2,"title":["Quantifying observability for in-system debug of high-level synthesis circuits"],"prefix":"10.1109","author":[{"given":"Jeffrey","family":"Goeders","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J.E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Closeness centrality extended to unconnected graphs: The harmonic centrality index","author":"rochat","year":"2009","journal-title":"ASNA"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509694"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.38"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.25"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2565204"},{"key":"ref12","article-title":"Allowing Software Developers to Debug HLS Hardware","author":"goeders","year":"2015","journal-title":"Intl Workshop on FPGAs for Software Programmers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393128"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927495"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689087"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393129"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393364"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202409"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412102"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227258"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-01857-7_47"},{"key":"ref6","article-title":"Altera SDK for OpenCL: Programming Guide","author":"altera","year":"2015","journal-title":"Tech Rep"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357111"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2005.1500048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927496"},{"article-title":"Vivado Design Suite User Guide: High-Level Synthesis","year":"2013","author":"xilinx","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927498"},{"key":"ref1","article-title":"Intel Xeon + FPGA Platform for the Data Center","author":"gupta","year":"2015","journal-title":"Workshop presentation Reconfigurable Computing for the Masses Really? at FPL 2015"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.66"},{"article-title":"ChipScope Pro Software and Cores: User Guide","year":"2012","author":"xilinx","key":"ref22"},{"article-title":"Quartus II Handbook Version 13.1 Volume 3: Verification; 13. Design Debugging Using the SignalTap II Logic Analyzer","year":"2013","author":"altera","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.103"},{"article-title":"Certus ASIC Prototyping Debug Solution","year":"0","author":"graphics","key":"ref23"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref25","article-title":"Instrumenting Bitstreams for Debugging FPGA Circuits","author":"graham","year":"2001","journal-title":"Field-Programmable Custom Computing Machines"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2016,8,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577371.pdf?arnumber=7577371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T20:00:18Z","timestamp":1498334418000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577371\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577371","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}