{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:32:47Z","timestamp":1729611167299,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/fpl.2016.7577376","type":"proceedings-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T22:11:15Z","timestamp":1475187075000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["Effects of I\/O routing through column interfaces in embedded FPGA fabrics"],"prefix":"10.1109","author":[{"given":"Christophe","family":"Huriaux","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Sentieys","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Russell","family":"Tessier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.166"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"article-title":"Achieving the Highest Levels of Integration in Programmable Logic","year":"2016","author":"venkata","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"},{"volume":"1","article-title":"Stratix IV Device Handbook","year":"2011","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/GLSV.1998.665331","article-title":"A quantitative study of the benefits of area-I\/O in FPGAs","author":"marck","year":"1998","journal-title":"Proceedings of the Great Lakes Symposium on VLSI"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404179"},{"year":"2016","key":"ref6","article-title":"Arria 10 Transceiver PHY User Guide"},{"key":"ref5","first-page":"17","article-title":"A quantitative study of the benefits of area-I\/O in FPGAs","author":"maheshwari","year":"1998","journal-title":"ACM\/SIGDA International Symposium on FPGAs"},{"key":"ref8","first-page":"75","article-title":"CAD and routing architecture for interposer-based multi-FPGA systems","author":"pereira","year":"2014","journal-title":"Proc of ACM Symp Field-Programmable Gate Arrays"},{"year":"2016","key":"ref7","article-title":"UltraScale Architecture and Product Overview"},{"year":"2015","key":"ref2","article-title":"UltraScale Architecture Configurable Logic Block - User's Guide"},{"article-title":"Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency","year":"2012","author":"saban","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412118"}],"event":{"name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2016,8,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,2]]}},"container-title":["2016 26th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7573873\/7577295\/07577376.pdf?arnumber=7577376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,14]],"date-time":"2019-09-14T03:51:13Z","timestamp":1568433073000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fpl.2016.7577376","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}