{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T09:52:44Z","timestamp":1761126764480,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/fpl50879.2020.00056","type":"proceedings-article","created":{"date-parts":[[2020,10,13]],"date-time":"2020-10-13T20:17:31Z","timestamp":1602620251000},"page":"298-303","source":"Crossref","is-referenced-by-count":12,"title":["An FPGA-Based Low-Latency Accelerator for Randomly Wired Neural Networks"],"prefix":"10.1109","author":[{"given":"Ryosuke","family":"Kuramochi","sequence":"first","affiliation":[]},{"given":"Hiroki","family":"Nakahara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1214\/aoms\/1177706098"},{"key":"ref11","first-page":"17","article-title":"On the evolution of random graphs","volume":"5","author":"erdos","year":"1960","journal-title":"Publ Math Inst Hungary Acad Sci"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080221"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref14","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"0","journal-title":"Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2815603"},{"key":"ref16","first-page":"448","article-title":"Batch normalization: Accelerating deep network training by reducing internal covariate shift","volume":"37","author":"ioffe","year":"2015","journal-title":"Proceedings of The 32nd International Conference on Machine Learning"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/S0022-0000(75)80008-0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/BF00288685"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1137","DOI":"10.1109\/TPAMI.2016.2577031","article-title":"Faster r-cnn: Towards real-time object detection with region proposal networks","volume":"39","author":"ren","year":"2017","journal-title":"IEEE Transactions on Pattern Analysis and Machine Intelligence"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.690"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00137"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.143"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.195"},{"journal-title":"Identity mappings in deep residual networks","year":"2016","author":"he","key":"ref7"},{"key":"ref2","article-title":"Ssd: Single shot multibox detector","author":"liu","year":"2016","journal-title":"ECCV"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2016.2644615"},{"key":"ref9","article-title":"Network in network","author":"lin","year":"2014","journal-title":"CoRR vol abs\/1312 4400"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270207"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref21","first-page":"8024","article-title":"Pytorch: An imperative style, highperformance deep learning library","volume":"32","author":"paszke","year":"2019","journal-title":"Advances in neural information processing systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00064"},{"journal-title":"Embedded Vision with INT8 Optimization on Xilinx Devices","year":"2016","author":"wu","key":"ref23"}],"event":{"name":"2020 30th International Conference on Field-Programmable Logic and Applications (FPL)","start":{"date-parts":[[2020,8,31]]},"location":"Gothenburg, Sweden","end":{"date-parts":[[2020,9,4]]}},"container-title":["2020 30th International Conference on Field-Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9210705\/9221504\/09221615.pdf?arnumber=9221615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:48:33Z","timestamp":1656344913000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9221615\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/fpl50879.2020.00056","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}