{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T06:58:21Z","timestamp":1774594701294,"version":"3.50.1"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,1]]},"DOI":"10.1109\/fpl68686.2025.00013","type":"proceedings-article","created":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T19:48:24Z","timestamp":1774554504000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["Virtualization and Dynamic Reconfiguration of Custom Instruction Accelerators (CIA) in RISC-V Embedded Systems"],"prefix":"10.1109","author":[{"given":"Bea","family":"Healy","sequence":"first","affiliation":[{"name":"U. Cambridge"}]},{"given":"Brandon","family":"Freiberger","sequence":"additional","affiliation":[{"name":"U. British Columbia"}]},{"given":"Jonas","family":"Kuenstler","sequence":"additional","affiliation":[{"name":"U. Heidelberg"}]},{"given":"King Lok","family":"Chung","sequence":"additional","affiliation":[{"name":"U. Manchester"}]},{"given":"Emil","family":"Cozac","sequence":"additional","affiliation":[{"name":"NXP Semiconductors"}]},{"given":"Meinhard","family":"Kissich","sequence":"additional","affiliation":[{"name":"Graz U. Tech"}]},{"given":"Gennadiy","family":"Knis","sequence":"additional","affiliation":[{"name":"U. Heidelberg"}]},{"given":"Ron","family":"Sass","sequence":"additional","affiliation":[{"name":"UNC Charlotte"}]},{"given":"Dirk","family":"Koch","sequence":"additional","affiliation":[{"name":"U. Heidelberg"}]},{"given":"Jan","family":"Gray","sequence":"additional","affiliation":[{"name":"Gray Research LLC"}]},{"given":"Guy","family":"Lemieux","sequence":"additional","affiliation":[{"name":"U. British Columbia"}]}],"member":"263","reference":[{"key":"ref1","article-title":"RISC-V Custom Functional Unit Specification, v0.7draft","volume-title":"RISC-V Mailing List","author":"Vogt","year":"2020"},{"key":"ref2","volume-title":"Draft Proposed Composable Custom Extensions Specification v0.90.220305","author":"Gray","year":"2022"},{"key":"ref3","volume-title":"Draft Proposed Composable Custom Extensions Specification v0.95.240403","author":"Gray","year":"2024"},{"key":"ref4","article-title":"A simple plan: An API and ABI for managing multiple distinct sets of custom extensions","author":"Freiberger","year":"2024","journal-title":"in RISCV Summit North America"},{"key":"ref5","article-title":"An API for managing multiple distinct sets of custom instructions","volume-title":"University of British Columbia","author":"Freiberger","year":"2025"},{"key":"ref6","volume-title":"Ibex RISC-V Core","year":"2025"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439302"},{"key":"ref8","volume-title":"SkyWater Open Source PDK","year":"2025"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415735"},{"key":"ref10","volume-title":"in Yosys-A Free Verilog Synthesis Suite","author":"Wolf","year":"2013"},{"key":"ref11","first-page":"41","article-title":"QEMU, a fast and portable dynamic translator","volume-title":"in Proc. of the Annual Conf. on USENIX Annual Technical Conf. (ATEC)","author":"Bellard"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315596"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192749"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/fpga.1996.564773"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.204677"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477415"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645517"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00034"},{"key":"ref21","article-title":"The rocket chip generator","author":"Asanovi\u0107","year":"2016","journal-title":"University of California, Berkeley, Tech. Rep. UCB\/EECS-2016\u201317"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530432"},{"key":"ref23","article-title":"OpenHW Group Specification: Core-V eXtension interface (CV-X-IF)","volume-title":"OpenHWGroup","year":"2024"},{"key":"ref24","volume-title":"VexRiscv","year":"2025"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS57527.2023.00024"},{"key":"ref26","article-title":"Sapphire RISC-V SoC Data Sheet (DS-SAPPHIRE-v5.1)","year":"2025","journal-title":"Efinix"},{"key":"ref27","article-title":"RISC-V RX CPU IP - Lattice Propel Builder 2024.2","year":"2024","journal-title":"L. Semiconductor"},{"key":"ref28","article-title":"Shared load-store unit for instruction-based accelerators","volume-title":"University of British Columbia","author":"Maheshe","year":"2024"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228512"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3222346"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3264265"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3409546"}],"event":{"name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","location":"Leiden, Netherlands","start":{"date-parts":[[2025,9,1]]},"end":{"date-parts":[[2025,9,5]]}},"container-title":["2025 35th International Conference on Field-Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11449056\/11449057\/11449097.pdf?arnumber=11449097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T05:27:22Z","timestamp":1774589242000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11449097\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,1]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/fpl68686.2025.00013","relation":{},"subject":[],"published":{"date-parts":[[2025,9,1]]}}}