{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T07:14:18Z","timestamp":1774595658677,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62174035"],"award-info":[{"award-number":["62174035"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,1]]},"DOI":"10.1109\/fpl68686.2025.00015","type":"proceedings-article","created":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T19:48:24Z","timestamp":1774554504000},"page":"18-26","source":"Crossref","is-referenced-by-count":0,"title":["FLAIC: A Novel FPGA Logic Architecture via Fine-Grained Cut Topology Analysis"],"prefix":"10.1109","author":[{"given":"Xianfeng","family":"Cao","sequence":"first","affiliation":[{"name":"Fudan University,Shanghai,China"}]},{"given":"Huizhen","family":"Kuang","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}]},{"given":"Yuanqi","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}]},{"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.68"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2451658"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272537"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722215"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293953"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT59805.2023.00044"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293906"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145715"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554791"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887925"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3301298"},{"key":"ref15","volume-title":"Predictive Technology Model (PTM)","year":"2012"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021750"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0739-4"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105357"},{"key":"ref20","first-page":"867","article-title":"Optimized synthesis of sum-ofproducts","volume-title":"IEEE Asilomar Conference on Signals, Systems Computers","volume":"1","author":"Reto","year":"2003"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref22","year":"2017","journal-title":"Intel Stratix 10 logic array blocks and adaptive logic modules user guide (UG-S10LAB)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.945303"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891362"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.artint.2016.01.004"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref27","article-title":"Faster logic manipulation for large designs","volume-title":"International Workshop on Logic Synthesis","volume":"13","author":"Mishchenko","year":"2013"}],"event":{"name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","location":"Leiden, Netherlands","start":{"date-parts":[[2025,9,1]]},"end":{"date-parts":[[2025,9,5]]}},"container-title":["2025 35th International Conference on Field-Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11449056\/11449057\/11449127.pdf?arnumber=11449127","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T05:42:36Z","timestamp":1774590156000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11449127\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,1]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/fpl68686.2025.00015","relation":{},"subject":[],"published":{"date-parts":[[2025,9,1]]}}}