{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T07:16:18Z","timestamp":1774595778783,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,1]]},"DOI":"10.1109\/fpl68686.2025.00019","type":"proceedings-article","created":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T19:48:24Z","timestamp":1774554504000},"page":"55-59","source":"Crossref","is-referenced-by-count":0,"title":["Multiplexer Optimizations for Virtex FPGAs"],"prefix":"10.1109","author":[{"given":"Nicolai","family":"Fiege","sequence":"first","affiliation":[{"name":"University of Kassel,Department of Electrical Engineering and Computer Science,Kassel,Germany"}]},{"given":"Martin","family":"Hardieck","sequence":"additional","affiliation":[{"name":"GSI Helmholtzzentrum für Schwerionenforschung GmbH,Darmstadt,Germany"}]},{"given":"Peter","family":"Zipf","sequence":"additional","affiliation":[{"name":"University of Kassel,Department of Electrical Engineering and Computer Science,Kassel,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3358183"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2614775"},{"issue":"3","key":"ref3","doi-asserted-by":"crossref","first-page":"710","DOI":"10.1109\/TCAD.2017.2729467","article-title":"Optimal Shift Reassignment in Reconfigurable Constant Multiplication Circuits","volume":"37","author":"M\u00f6ller","year":"2018","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3550075"},{"issue":"10","key":"ref5","first-page":"4004","article-title":"Low-Latency 64-Parallel 4096-Point Memory-Based FFT for 6G","volume":"70","author":"Kaya","year":"2023","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"81497","DOI":"10.1109\/ACCESS.2023.3298218","article-title":"Radix-2k MSC FFT Architectures","volume":"11","author":"Deng","year":"2023","journal-title":"IEEE Access"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013353"},{"key":"ref8","first-page":"134","article-title":"Low-power high-level synthesis for FPGA architectures","volume-title":"Proceedings of the 2003 International Symposium on Low Power Electronics and Design","author":"Chen","year":"2003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3705325"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158164"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.285747"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00047"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2012.6212613"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484821"},{"key":"ref15","volume-title":"Multiplexer Design Techniques for Datapath Performance with Minimized Routing Resources","author":"Chapman","year":"2012"},{"key":"ref16","volume-title":"7 Series FPGAs Configurable Logic Block User Guide (UG474)","year":"2016"}],"event":{"name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","location":"Leiden, Netherlands","start":{"date-parts":[[2025,9,1]]},"end":{"date-parts":[[2025,9,5]]}},"container-title":["2025 35th International Conference on Field-Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11449056\/11449057\/11449058.pdf?arnumber=11449058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T05:46:47Z","timestamp":1774590407000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11449058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fpl68686.2025.00019","relation":{},"subject":[],"published":{"date-parts":[[2025,9,1]]}}}