{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T06:53:15Z","timestamp":1774594395926,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,1]]},"DOI":"10.1109\/fpl68686.2025.00032","type":"proceedings-article","created":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T19:48:24Z","timestamp":1774554504000},"page":"01-09","source":"Crossref","is-referenced-by-count":0,"title":["Programmable Congestion Generator for Evaluating FPGA Interconnect Robustness"],"prefix":"10.1109","author":[{"given":"Atreyee","family":"Saha","sequence":"first","affiliation":[{"name":"Advanced Micro Devices, Inc,Hyderabad,India"}]},{"given":"Sandesh","family":"Goyal","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc,Hyderabad,India"}]},{"given":"Aashish","family":"Tripathi","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc,Hyderabad,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1145\/296399.296428","article-title":"Fpga routing architecture: segmentation and buffering to optimize speed and density","volume-title":"Symposium on Field Programmable Gate Arrays","author":"Betz","year":"1999"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294008"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1231956.1231961"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.858726"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473966"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(99)00002-4"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2331147.2331152"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762362"},{"issue":"1","key":"ref9","first-page":"1","article-title":"Recent directions in netlist partitioning: a survey","volume-title":"Integration","volume":"19","author":"Alpert","year":"1995"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1391732.1391736"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3758\/s13423-016-1015-8"},{"key":"ref12","volume-title":"Ispd 2016 contest","author":"Committee","year":"2016"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629897"},{"key":"ref14","volume-title":"Ultrafast design methodology guide for fpgas and socs (ug949)","year":"2024"}],"event":{"name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","location":"Leiden, Netherlands","start":{"date-parts":[[2025,9,1]]},"end":{"date-parts":[[2025,9,5]]}},"container-title":["2025 35th International Conference on Field-Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11449056\/11449057\/11449102.pdf?arnumber=11449102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T05:23:16Z","timestamp":1774588996000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11449102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,1]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpl68686.2025.00032","relation":{},"subject":[],"published":{"date-parts":[[2025,9,1]]}}}