{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T07:20:23Z","timestamp":1774596023498,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,1]]},"DOI":"10.1109\/fpl68686.2025.00038","type":"proceedings-article","created":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T19:48:24Z","timestamp":1774554504000},"page":"213-221","source":"Crossref","is-referenced-by-count":0,"title":["Maximum FPGA: A 32K-Point 32-Parallel Floating Point FFT"],"prefix":"10.1109","author":[{"given":"Martin","family":"Langhammer","sequence":"first","affiliation":[{"name":"Altera Corporation,UK"}]},{"given":"Bogdan","family":"Pasca","sequence":"additional","affiliation":[{"name":"Altera Corporation,France"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375308"},{"key":"ref2","volume-title":"Intel, Intel Agilex\u00ae 7 Logic Array Blocks and Adaptive Logic Modules User Guide","year":"2023"},{"key":"ref3","volume-title":"Intel Agilex 7 Variable Precision DSP Blocks Overview","year":"2023"},{"key":"ref4","volume-title":"Intel Agilex7 Embedded Memory User Guide","year":"2023"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/321450.321457"},{"issue":"1","key":"ref6","first-page":"197","article-title":"Multiprocessor FFTs","volume-title":"proceedings of the International Conference on Vector and Parallel Computing-Issues in Applied Research and Development","volume":"5","author":"Swarztrauber","year":"1987"},{"key":"ref7","volume-title":"Efficient FFT mapping on GPU for radar processing application: modeling and implementation","author":"Bergach","year":"2015"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3053409"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/3PGCIC.2015.66"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597943"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/2286976.2286986","article-title":"A Polyphase Filter for GPUs and MultiCore Processors","volume-title":"ser. Astro-HPC \u201912","author":"van der Veldt","year":"2012"},{"key":"ref12","volume-title":"Fast Fourier Transform","year":"2022"},{"key":"ref13","volume-title":"FFT IP Core: User Guide","year":"2017"},{"key":"ref14","volume-title":"Xilinx, Fast Fourier Transform LogiCORE IP Product Guide (PG109)","year":"2024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-021-01655-1"},{"key":"ref16","volume-title":"Xilinx, VersalTM Architecture and Product Data Sheet: Overview (DS950)","year":"2023"},{"key":"ref17","volume-title":"Block-by-Block Configurable Fast Fourier Transform Implementation on AI Engine (XAPP1356)","year":"2021"},{"key":"ref18","volume-title":"Vitis Tutorials: AI Engine Development (XD100)","year":"2024"},{"key":"ref19","volume-title":"Mathworks, HDL-Optimized Filters and Transforms - Functions","year":"2024"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-018-1370-y"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2014.7029571"},{"key":"ref22","volume-title":"Xilinx, Virtex-6 Family Overview (DS150)","year":"2015"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.2307\/2003354"},{"key":"ref24","article-title":"Fast integer multipliers fit in FPGAs (EDN 1993 design idea winner)","author":"Chapman","year":"1994","journal-title":"EDN magazine"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159547"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1201\/CHCOMPUTMTH"}],"event":{"name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","location":"Leiden, Netherlands","start":{"date-parts":[[2025,9,1]]},"end":{"date-parts":[[2025,9,5]]}},"container-title":["2025 35th International Conference on Field-Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11449056\/11449057\/11449137.pdf?arnumber=11449137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T05:55:45Z","timestamp":1774590945000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11449137\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,1]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/fpl68686.2025.00038","relation":{},"subject":[],"published":{"date-parts":[[2025,9,1]]}}}