{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T07:17:24Z","timestamp":1774595844280,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,1]]},"DOI":"10.1109\/fpl68686.2025.00046","type":"proceedings-article","created":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T19:48:24Z","timestamp":1774554504000},"page":"282-290","source":"Crossref","is-referenced-by-count":0,"title":["Design Space Exploration of Fast RISC-V Processors for Scalable Kilo-Core FPGA Systems"],"prefix":"10.1109","author":[{"given":"Riadh Ben","family":"Abdelhamid","sequence":"first","affiliation":[{"name":"Heidelberg University,Dept. Computer Engineering,Germany"}]},{"given":"Vladislav","family":"Valek","sequence":"additional","affiliation":[{"name":"Heidelberg University,Dept. Computer Engineering,Germany"}]},{"given":"Kevin","family":"Klein","sequence":"additional","affiliation":[{"name":"Heidelberg University,Dept. Computer Engineering,Germany"}]},{"given":"Dirk","family":"Koch","sequence":"additional","affiliation":[{"name":"Heidelberg University,Dept. Computer Engineering,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSN53354.2021.00037"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3043204"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASID56930.2022.9995771"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/hcs59251.2023.10254710"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3624062.3624234"},{"key":"ref6","article-title":"PicoRV32","volume-title":"YosysHQ"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00016"},{"key":"ref9","volume-title":"BOOM v2: an open-source out-of-order RISCV core,\u201d Tech. Rep. UCB\/EECS-2017\u2013157, Sep 2017","author":"Celio"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00063"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/iscas51556.2021.9401617"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/UEMCON47517.2019.8992989"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00066"},{"key":"ref14","volume-title":"BRISKI (Barrel RISC-V for Kilo-core Implementations)","author":"Abdelhamid"},{"key":"ref15","volume-title":"SERV - The SErial RISC-V CPU","author":"Kindgren"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-024-07976-y"},{"key":"ref17","article-title":"2GRVI Phalanx: A 1332-core RISC-V RV64I Processor Cluster Array with an HBM2 High Bandwidth Memory System, and an OpenCL-like Programming Model","volume-title":"a Xilinx VU37P FPGA [WIP Report]","author":"Gray","year":"2019"},{"key":"ref18","volume-title":"GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Framework A 1680-core, 26 MB Parallel Processor Overlay for Xilinx UltraScale+ VU9P","year":"2017"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC64144.2024.00092"},{"key":"ref20","volume-title":"UltraScale Architecture DSP Slice User Guide"},{"key":"ref21","volume-title":"7 Series DSP48E1 Slice User Guide"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2629443"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145734"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2927964.2927970"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.32657\/10356\/68990","volume-title":"The iDEA architecture-focused FPGA soft processor","author":"Cheah","year":"2016"},{"key":"ref26","article-title":"Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics","volume-title":"Xilinx"},{"key":"ref27","volume-title":"Xilinx Virtex UltraScale+ FPGA VCU118 Evaluation Kit"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279398"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP61560.2024.00032"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/mcsoc64144.2024.00091"}],"event":{"name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","location":"Leiden, Netherlands","start":{"date-parts":[[2025,9,1]]},"end":{"date-parts":[[2025,9,5]]}},"container-title":["2025 35th International Conference on Field-Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11449056\/11449057\/11449115.pdf?arnumber=11449115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T05:49:18Z","timestamp":1774590558000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11449115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,1]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/fpl68686.2025.00046","relation":{},"subject":[],"published":{"date-parts":[[2025,9,1]]}}}