{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T07:14:52Z","timestamp":1774595692537,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,1]]},"DOI":"10.1109\/fpl68686.2025.00049","type":"proceedings-article","created":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T19:48:24Z","timestamp":1774554504000},"page":"305-313","source":"Crossref","is-referenced-by-count":0,"title":["Accelerating Transposed Convolutions on FPGA-Based Edge Devices"],"prefix":"10.1109","author":[{"given":"Jude","family":"Haris","sequence":"first","affiliation":[{"name":"School of Computing Science, University of Glasgow,Scotland,UK"}]},{"given":"Jos\u00e9","family":"Cano","sequence":"additional","affiliation":[{"name":"School of Computing Science, University of Glasgow,Scotland,UK"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46475-6_25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46475-6_43"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00617"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3688609"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-018-3761-1"},{"key":"ref6","author":"Zhang","year":"2017","journal-title":"A Design Methodology for Efficient Implementation of Deconvolutional Neural Networks on an FPGA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2995741"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2018.2888898"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857258"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3561053"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240810"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1007\/s11265-023-01883-7","article-title":"FPGA Design of Transposed Convolutions for Deep Learning Using High-Level Synthesis","author":"Sestito","year":"2023","journal-title":"Journal of Signal Processing Systems"},{"key":"ref13","volume-title":"Col2im - Rearrange matrix columns into blocks - MATLAB","author":"Devs"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2022.11.005"},{"key":"ref15","article-title":"Unsupervised Representation Learning with Deep Convolutional Generative Adversarial Networks","volume-title":"4th International Conference on Learning Representations (ICLR)","author":"Radford","year":"2016"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD53543.2021.00015"},{"key":"ref17","doi-asserted-by":"crossref","volume-title":"Fully Convolutional Networks for Semantic Segmentation","author":"Long","DOI":"10.1109\/CVPR.2015.7298965"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3242900"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9020286"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.632"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045214"},{"key":"ref22","first-page":"1","author":"Sestito","journal-title":"High-Level Synthesis of Hardware Accelerators for Deconvolution Engines"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3428636"}],"event":{"name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","location":"Leiden, Netherlands","start":{"date-parts":[[2025,9,1]]},"end":{"date-parts":[[2025,9,5]]}},"container-title":["2025 35th International Conference on Field-Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11449056\/11449057\/11449144.pdf?arnumber=11449144","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T05:43:50Z","timestamp":1774590230000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11449144\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,1]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/fpl68686.2025.00049","relation":{},"subject":[],"published":{"date-parts":[[2025,9,1]]}}}