{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T07:16:47Z","timestamp":1774595807395,"version":"3.50.1"},"reference-count":3,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,1]]},"DOI":"10.1109\/fpl68686.2025.00062","type":"proceedings-article","created":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T19:48:24Z","timestamp":1774554504000},"page":"356-356","source":"Crossref","is-referenced-by-count":0,"title":["Analytical Buffer Sizing for Neural Network Inference Applications on FPGAs"],"prefix":"10.1109","author":[{"given":"Lukas","family":"Stasytis","sequence":"first","affiliation":[{"name":"Technical University of Darmstadt,Systems Group,Germany"}]},{"given":"Felix","family":"Jentzsch","sequence":"additional","affiliation":[{"name":"Paderborn University,Computer Engineering Group,Germany"}]},{"given":"Zsolt","family":"Istv\u00e1n","sequence":"additional","affiliation":[{"name":"Technical University of Darmstadt,Systems Group,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3242897"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3233183"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2007.12"}],"event":{"name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","location":"Leiden, Netherlands","start":{"date-parts":[[2025,9,1]]},"end":{"date-parts":[[2025,9,5]]}},"container-title":["2025 35th International Conference on Field-Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11449056\/11449057\/11449139.pdf?arnumber=11449139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T05:47:52Z","timestamp":1774590472000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11449139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,1]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/fpl68686.2025.00062","relation":{},"subject":[],"published":{"date-parts":[[2025,9,1]]}}}