{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:13:07Z","timestamp":1729635187970,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2002.1188674","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T14:56:02Z","timestamp":1065020162000},"page":"134-141","source":"Crossref","is-referenced-by-count":8,"title":["Clustered programmable-reconfigurable processors"],"prefix":"10.1109","author":[{"given":"D.B.","family":"Gottlieb","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.J.","family":"Cook","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.D.","family":"Walstrom","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Ferrera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chi-Wei Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.P.","family":"Carter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"ho","year":"2001","journal-title":"The Future of Wires Proceedings of the IEEE"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/545214.545218","article-title":"The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays","author":"hrishikesh","year":"2002","journal-title":"Proceedings of the 29th International Symposium on Computer Architecture"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694790"},{"key":"ref13","article-title":"Pilchard - A Reconfigurable Computing Platform with Memory Slot Interface","author":"leong","year":"2001","journal-title":"IEEE Symposium on Field Programmable Custom Computing Machines"},{"key":"ref14","first-page":"389","article-title":"REMARC: Reconfigurable Multimedia Array Coprocessor","author":"miyamori","year":"1999","journal-title":"IEICE Transactions on Information and Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192749"},{"journal-title":"Time Warps String Edits and Macromolecules The Theory and Practice of Sequence Comparison","year":"1983","author":"sankoff","key":"ref16"},{"key":"ref17","first-page":"161","article-title":"The Case for Registered Routing Switches in Field Programmable Gate Arrays","year":"2001","journal-title":"International Symposium on Field-Programmable Gate Arrays"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref19","first-page":"414","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"article-title":"AES Proposal: Rijndael","year":"1999","author":"daemen","key":"ref4"},{"key":"ref3","first-page":"180","article-title":"A VLIW Architecture for a Trace Scheduling Compiler","author":"colwell","year":"1987","journal-title":"Proc Symp on Architectural Support for Programming Languages and Operating Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310009"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/2.839320","article-title":"The Density Advantage Of Reconfigurable Computing","volume":"33","author":"dehon","year":"2000","journal-title":"IEEE Computer"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1145\/307338.300982","article-title":"Pipekench: A Coprocessor for Streaming Multimedia Applications","author":"goldstein","year":"1999","journal-title":"Proceedings of the 26th International Symposium on Computer Architecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476822"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/2.839323","volume":"33","author":"callahan","year":"2000","journal-title":"The Garp Architecture and C Compiler IEEE Computer"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1145\/342001.339691","article-title":"Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of the 27th annual international symposium on Computer architecture"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296442"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106696"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/2421.001.0001","author":"ulichney","year":"1987","journal-title":"Digital Halftoning"},{"key":"ref24","first-page":"225","article-title":"CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit","author":"ye","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564773"}],"event":{"name":"2002 IEEE International Conference on Field-Programmable Technology (FPT)","acronym":"FPT-02","location":"Hong Kong, China"},"container-title":["2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8456\/26638\/01188674.pdf?arnumber=1188674","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T21:34:11Z","timestamp":1585172051000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1188674\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/fpt.2002.1188674","relation":{},"subject":[]}}