{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:51:49Z","timestamp":1725547909389},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2002.1188683","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T10:56:02Z","timestamp":1065005762000},"page":"204-210","source":"Crossref","is-referenced-by-count":0,"title":["A technology mapping algorithm for CPLD architectures"],"prefix":"10.1109","author":[{"family":"Shih-Liang Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"TingTing Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.L.","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"4.3","article-title":"PLA-based FPGA Area versus Cell Granularity","author":"kouloheris","year":"1992","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164048"},{"key":"ref10","article-title":"SIS: A system for sequential Circuit Synthesis","author":"sentovice","year":"0","journal-title":"Technical Report UCM\/REL M92\/41 Electronics Research Lab Department of EE\/CS University of California Berkeley 1992"},{"article-title":"Empirical Study of the Effect of Cell Granularity on FPGA Density and Performance","year":"1993","author":"kouloheris","key":"ref6"},{"key":"ref5","first-page":"9","article-title":"FPGA Area versus Cell Granularity - Lookup Tables and PLA Cells","author":"kouloheris","year":"1992","journal-title":"FPGA 1992"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1145\/127601.127670","article-title":"Chortle-crf: fast technology mapping for lookup table-based FPGAs","author":"francis","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref2","first-page":"51","article-title":"Technology Mapping for k\/m-macrocell Based FPGAs","author":"jason","year":"2000","journal-title":"FPGA 2000"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/233539.233540"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"698","DOI":"10.1145\/277044.277220","article-title":"Technology mapping for large complex PLDs","author":"anderson","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"}],"event":{"name":"2002 IEEE International Conference on Field-Programmable Technology (FPT)","acronym":"FPT-02","location":"Hong Kong, China"},"container-title":["2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8456\/26638\/01188683.pdf?arnumber=1188683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T20:57:09Z","timestamp":1497560229000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1188683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpt.2002.1188683","relation":{},"subject":[]}}