{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T22:38:01Z","timestamp":1776465481129,"version":"3.51.2"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2002.1188684","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T10:56:02Z","timestamp":1065005762000},"page":"211-218","source":"Crossref","is-referenced-by-count":20,"title":["Power-aware technology mapping for LUT-based FPGAs"],"prefix":"10.1109","author":[{"given":"J.H.","family":"Anderson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.N.","family":"Najm","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"635","article-title":"Power Minimization in LUT-Based FPGA Technology Mapping","author":"hong wang","year":"2001","journal-title":"Proc ACM\/IEEE Asia-South Pacific Design Automation Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.503929"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.273753"},{"key":"ref14","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/54.156154"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A New Packing, Placement and Routing Tool for FPGA Research","author":"betz","year":"1997","journal-title":"Int Workshop on Field-Programmable Logic and Applications"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref18","article-title":"TSMC0.18µm process","year":"2002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127670"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.285741"},{"key":"ref8","first-page":"66","article-title":"FPGA Technology Mapping for Power Minimization","author":"farrahi","year":"1994","journal-title":"Int Workshop on Field-Programmable Logic and Applications"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6065-4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1421-3"},{"key":"ref1","article-title":"Virtex II Platform FPGA Data Sheet","year":"2002"},{"key":"ref9","first-page":"123","article-title":"LUT-Based FPGA Technology Mapping for Power Minimization with Optimal Depth","author":"li","year":"2001","journal-title":"IEEE Computer Society Workshop on VLSI"}],"event":{"name":"2002 IEEE International Conference on Field-Programmable Technology (FPT)","location":"Hong Kong, China","acronym":"FPT-02"},"container-title":["2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8456\/26638\/01188684.pdf?arnumber=1188684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T20:57:09Z","timestamp":1497560229000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1188684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fpt.2002.1188684","relation":{},"subject":[]}}