{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:06:11Z","timestamp":1729670771874,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2002.1188688","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T14:56:02Z","timestamp":1065020162000},"page":"243-250","source":"Crossref","is-referenced-by-count":7,"title":["Debug methods for hybrid CPU\/FPGA systems"],"prefix":"10.1109","author":[{"given":"E.","family":"Roesler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Nelson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref10"},{"article-title":"Advanced methods for SOC concurrent engineering","year":"0","author":"chevallaz","key":"ref11"},{"key":"ref12","article-title":"Executing an RTOS on simulated hardware using co-verification","author":"harris","year":"2002","journal-title":"Embedded Systems Conferences"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217582"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915114"},{"article-title":"Logical Hardware Debuggers For FPGA-Based Systems","year":"2001","author":"paul","key":"ref4"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"483","DOI":"10.1007\/3-540-44687-7_50","article-title":"Using design-level scan to improve FPGA design observability and controllability for functional verification","volume":"2147","author":"timothy","year":"2001","journal-title":"Lecture Notes in Computer Science"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707895"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803663"},{"article-title":"xr16vx in jhdl","year":"0","author":"butts","key":"ref8"},{"article-title":"The xr16 cpu core","year":"0","author":"gray","key":"ref7"},{"key":"ref2","article-title":"Instrumenting bitstreams for debugging fpga circuits","author":"graham","year":"2001","journal-title":"Symposium on Field-Programmable Custom Computing Machines"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.825674"},{"article-title":"A Retargetable C Compiler: Design and Implementation","year":"1995","author":"fraser","key":"ref9"}],"event":{"name":"2002 IEEE International Conference on Field-Programmable Technology (FPT)","acronym":"FPT-02","location":"Hong Kong, China"},"container-title":["2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8456\/26638\/01188688.pdf?arnumber=1188688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:57:09Z","timestamp":1497574629000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1188688\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpt.2002.1188688","relation":{},"subject":[]}}