{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:22:32Z","timestamp":1729650152189,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2002.1188705","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T14:56:02Z","timestamp":1065020162000},"page":"336-339","source":"Crossref","is-referenced-by-count":1,"title":["A novel three phase parallel genetic approach to routing for field programmable gate arrays"],"prefix":"10.1109","author":[{"given":"A.","family":"Muthukaruppan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Kamakoti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"372","article-title":"FPGA Global Routing Based on a New Congestion Metric","author":"chang","year":"1995","journal-title":"Proceedings of IEEE International Conference on Computer Design (ICCD)"},{"key":"ref3","article-title":"A New Global Routing Algorithm for FPGAs","author":"chang","year":"1994","journal-title":"Proc IEEE Intl Conf Computer-Aided Design"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1145\/348019.348101","article-title":"Timing-Driven Routing for Symmetrical-Array-Based FPGAs","volume":"5","author":"zhu","year":"2000","journal-title":"ACM Trans on Design Automation of Electronic Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.552083"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-48302-1_28","article-title":"A New Switch Block for Segmented FPGAs","author":"masud","year":"1999","journal-title":"International workshop on field programmable logic and applications"},{"journal-title":"AT & T Field-Programmable Gate Arrays data book","year":"1995","key":"ref7"},{"key":"ref2","article-title":"Routing on Switch Matrix Multi-FPGA Systems","author":"ejnioui","year":"2000","journal-title":"Proceedings of the 13th International Conference on VLSI Design"},{"article-title":"Genetic Algorithms for VLSI Design, Layout and Test Automation","year":"2002","author":"mazumder","key":"ref9"},{"key":"ref1","first-page":"215","article-title":"A Detailed Routing for Allocating Wire Segments in Field-Programmable Gate Arrays","author":"lemiex","year":"1993","journal-title":"Proc ACM Physical Design Workshop"}],"event":{"name":"2002 IEEE International Conference on Field-Programmable Technology (FPT)","acronym":"FPT-02","location":"Hong Kong, China"},"container-title":["2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8456\/26638\/01188705.pdf?arnumber=1188705","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:57:10Z","timestamp":1497574630000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1188705\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/fpt.2002.1188705","relation":{},"subject":[]}}