{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:19:13Z","timestamp":1730222353182,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2002.1188725","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T14:56:02Z","timestamp":1065020162000},"page":"422-425","source":"Crossref","is-referenced-by-count":11,"title":["Energy efficiency of FPGAs and programmable processors for matrix multiplication"],"prefix":"10.1109","author":[{"given":"R.","family":"Scrofano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Seonil Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.K.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1007\/978-1-4615-5433-2"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/503048.503072"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1023\/A:1008155020711"},{"year":"0","key":"ref13"},{"year":"0","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1007\/978-1-4615-6065-4"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ICASSP.1985.1168513"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/2.839320"},{"year":"0","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/IWV.2000.844529"},{"key":"ref8","article-title":"Energy efficient matrix multiplication on FPGAs","volume":"2483","author":"jang","year":"2002","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref7","article-title":"Area and time effident implementation of matrix multiplication on FPGAs","author":"jang","year":"2002","journal-title":"Proceedings of the IEEE International Conference on Field-Programmable Technology"},{"key":"ref2","article-title":"An effective algorithm for gate-level power-delay tradeoff using two voltages","author":"chen","year":"1999","journal-title":"Proceedings of the International Conference on Computer Design"},{"year":"0","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ICASSP.1998.678168"}],"event":{"acronym":"FPT-02","name":"2002 IEEE International Conference on Field-Programmable Technology (FPT)","location":"Hong Kong, China"},"container-title":["2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8456\/26638\/01188725.pdf?arnumber=1188725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:50:51Z","timestamp":1489445451000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1188725\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpt.2002.1188725","relation":{},"subject":[]}}