{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:24:43Z","timestamp":1742394283897},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2003.1275734","type":"proceedings-article","created":{"date-parts":[[2004,6,30]],"date-time":"2004-06-30T15:38:21Z","timestamp":1088609901000},"page":"76-83","source":"Crossref","is-referenced-by-count":5,"title":["A parallel look-up logarithmic number system addition\/subtraction scheme for FPGA"],"prefix":"10.1109","author":[{"given":"B.R.","family":"Lee","sequence":"first","affiliation":[]},{"given":"N.","family":"Burgess","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45234-8_78","article-title":"A Dual-Path Logarithmic Number System Addition\/Subtraction Scheme for FPGA","author":"lee","year":"2003","journal-title":"Int Conf on Field Programmable Logic and Applications"},{"journal-title":"Xilinx","article-title":"Virtex-II Platform FPGAs: Introduction and Overview","year":"2003","key":"ref11"},{"key":"ref12","first-page":"637","article-title":"Novel Optimizations for Hardware Floating-Point Units in a Modern FPGA Architecture","author":"roesler","year":"2002","journal-title":"12th Int Field Programmable Logic and Applications Conf LNCS 2438"},{"journal-title":"UTIA","article-title":"LNS ALU Parameters Datasheet","year":"0","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.295858"},{"year":"1985","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2002.1196947"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.542021"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.156547"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227245"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930125"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/12.295859"},{"key":"ref9","first-page":"626","article-title":"Logarithmic Number System and Floating-Point Arithmetics on FPGA","author":"matousek","year":"2002","journal-title":"12th Int Field Programmable Logic and Applications Conf LNCS 2438"}],"event":{"name":"2003 IEEE International Conference on Field-Programmable Technology (FPT)","acronym":"FPT-03","location":"Tokyo, Japan"},"container-title":["Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8988\/28529\/01275734.pdf?arnumber=1275734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:26:47Z","timestamp":1497587207000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1275734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpt.2003.1275734","relation":{},"subject":[]}}