{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:39:56Z","timestamp":1725701996594},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2003.1275743","type":"proceedings-article","created":{"date-parts":[[2004,6,30]],"date-time":"2004-06-30T19:38:21Z","timestamp":1088624301000},"page":"154-161","source":"Crossref","is-referenced-by-count":1,"title":["Placement and routing for FPGA architectures supporting wide shallow memories"],"prefix":"10.1109","author":[{"given":"S.W.","family":"Oldridge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.J.E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"1998","author":"betz","article-title":"Architecture and CAD for Speed and Area Optimization of FPGAs","key":"ref10"},{"year":"1997","author":"wilton","article-title":"Architecture and Algorithms for Field Progranunable Gate Arrays with Embedded Memory","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/296399.296442"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by Simulated Annealing","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1007\/BF01386390"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/49.44557"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1007\/3-540-61730-2_32"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/503048.503071","article-title":"On the Sensitivity of FPGA Architecturl Conclusions to the Experimental Assumptions. Tools, and Techniques","author":"yan","year":"2002","journal-title":"ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref18","first-page":"63","article-title":"Progamrnable Logic IP Cores in SoC Design: Opportunities and Challenges","author":"wilton","year":"2001","journal-title":"the IEEE Custom Integrated Circuits Conference"},{"year":"2002","journal-title":"Altera Corporation Datasheet Stratix Programmable Logic Family Device","key":"ref4"},{"year":"2002","journal-title":"Altera Corporation Application Note Using High-Speed Differential I\/O in Stratix Devices","key":"ref3"},{"year":"2000","journal-title":"Lattice Semiconductor Datasheet ORCA Series 4 Field-Programmable Gate Arrays","key":"ref6"},{"year":"2000","journal-title":"Xilinx Inc Datasheet Virtex E 1 8V Field Programmable Gate Arrays","key":"ref5"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A New Packing, Placement, and Routing Tool for FPGA Research","author":"betz","year":"1997","journal-title":"Int Workshop on Field-Programmable Logic and Applications"},{"year":"2000","journal-title":"Altera Datasheet APEX 20K Progranunable Logic Device Family","key":"ref7"},{"year":"2002","journal-title":"Xilinx Inc Datasheet Virtex II Pro Platform FPGAs Functional Description (DS083–2)","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/CICC.2001.929727"},{"year":"1994","journal-title":"Xilinx Inc The Programmable Logic Data Book","key":"ref9"}],"event":{"acronym":"FPT-03","name":"2003 IEEE International Conference on Field-Programmable Technology (FPT)","location":"Tokyo, Japan"},"container-title":["Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8988\/28529\/01275743.pdf?arnumber=1275743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T19:58:00Z","timestamp":1705175880000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1275743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fpt.2003.1275743","relation":{},"subject":[]}}