{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:47:28Z","timestamp":1725612448539},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2003.1275744","type":"proceedings-article","created":{"date-parts":[[2004,6,30]],"date-time":"2004-06-30T19:38:21Z","timestamp":1088624301000},"page":"162-169","source":"Crossref","is-referenced-by-count":3,"title":["Product-term based synthesizable embedded programmable logic cores"],"prefix":"10.1109","author":[{"given":"A.","family":"Yan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.J.E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.765206"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360296"},{"journal-title":"v 6 6","article-title":"Max 7000 Programmable Logic Device Family Datasheet","year":"2003","key":"ref12"},{"journal-title":"Xilinx Corp","article-title":"XPLA3 CPLD, Xilinx Preliminary Product Specification DS012, v.1.6","year":"2003","key":"ref13"},{"key":"ref14","article-title":"'FPGA Performance vs. Cell Granularity","author":"kouloheris","year":"0","journal-title":"Proceedings of the 1991 Custom Integrated Circuits Conference"},{"journal-title":"M2000 Inc","article-title":"M2000 FLEXEOS Configurable IP Core","year":"0","key":"ref4"},{"journal-title":"Product Brief","article-title":"HyperBlox FP Embedded FPGA Cores","year":"2002","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808288"},{"journal-title":"eASIC","article-title":"eASIC 0.13um Core","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249356"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929725"},{"journal-title":"Datasheet","article-title":"VariCore Embedded Programmable Gate Array Core (EPGA) 0.18um Family","year":"2001","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929724"},{"key":"ref9","article-title":"Architectures and Algorithms for Synthesizable Embedded Programmable Logic Cores","author":"kafafi","year":"2003","journal-title":"Proceedings of the ACM International Symposium on Field-programmable Gate Arrays"}],"event":{"name":"2003 IEEE International Conference on Field-Programmable Technology (FPT)","acronym":"FPT-03","location":"Tokyo, Japan"},"container-title":["Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8988\/28529\/01275744.pdf?arnumber=1275744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T03:44:07Z","timestamp":1489463047000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1275744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpt.2003.1275744","relation":{},"subject":[]}}