{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T01:30:39Z","timestamp":1744248639713},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2003.1275757","type":"proceedings-article","created":{"date-parts":[[2004,5,13]],"date-time":"2004-05-13T10:43:37Z","timestamp":1084445017000},"page":"270-277","source":"Crossref","is-referenced-by-count":26,"title":["Design space exploration with A Stream Compiler"],"prefix":"10.1109","author":[{"given":"O.","family":"Mencer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.J.","family":"Pearce","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.W.","family":"Howes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Evaluation of the Streams-C C-to-FPGA Compiler An Applications Perspective IEEE FPGA Conference","year":"2001","author":"frigo","key":"ref10"},{"key":"ref11","article-title":"Malleable architecture generator for FPGA computing","author":"gokhale","year":"1996","journal-title":"Reconfigurable Logic Proc SPIE 2914"},{"key":"ref12","first-page":"50","author":"haynes","year":"2000","journal-title":"Video Image Processing with the SONIC Architecture"},{"journal-title":"Kasumi Encryption Algorithm 3G Wireless standard","year":"0","key":"ref13"},{"key":"ref14","article-title":"Pilchard - A Reconfigurable Computing Platform with Memory Slot Interace","author":"leong","year":"2001","journal-title":"Proc IEEE Symp On FPGAs for Custom Computing Machines"},{"journal-title":"Hardware-software co-design of embedded recorfigurable architectures Design Automation Conference","year":"2000","author":"li","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227254"},{"journal-title":"The Computer Graphics War Heats Up","year":"2002","author":"macedonia","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106662"},{"journal-title":"Tutorial Computing with FPGAs international Symposium on Computer Architecture (ISCA)","year":"2002","author":"mencer","key":"ref19"},{"key":"ref28","article-title":"The Impulse Memory Controller","author":"zhang","year":"2001","journal-title":"IEEE Trans on Computers"},{"key":"ref4","article-title":"Dynamic Precision Management for Loop Computations 011 Reconfigurable Archi-tectures","author":"bondalapati","year":"1999","journal-title":"IEEE Symposium on FPGAs for Custom Computing Machines"},{"journal-title":"Xilinx Virtex-E and Virtex II Pro FPGA Datasheet","year":"0","key":"ref27"},{"journal-title":"Programmable Active Memories A Performance Assessment ACM FPGA","year":"1992","author":"bertin","key":"ref3"},{"journal-title":"BitValue Inference Detecting and Exploiting Narrow Bitwidth Computation Europar Conf","year":"2000","key":"ref6"},{"key":"ref5","article-title":"Fast Design Space Exploration Method for Recorfigurable Architectures","author":"bossuet","year":"2003","journal-title":"Proc Int Conf Engineering Reconfigurable Systems Algorithms"},{"journal-title":"Celoxica Handel-C Language Reference Manual","year":"0","key":"ref8"},{"journal-title":"The garp architecture and c compiler","year":"2000","author":"callahan","key":"ref7"},{"key":"ref2","article-title":"ShifiQ: A bufferred interconnect for custom loop accelerators","author":"aditya","year":"2001","journal-title":"Proc CASES International Conference on Compilers Architecture and Synthesis for Embedded Systems"},{"journal-title":"Wavelet Image Compression Construction Kit Version 0 3","year":"0","author":"davis","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/354880.354891"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.920835"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1145\/775832.775963","article-title":"Using Estimates from Behavioral Synthesis Tools in Compiler-Directed Design Space Exploration","author":"so","year":"2003","journal-title":"Proc 40th ACM\/IEEE Design Automation Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.908442"},{"key":"ref24","article-title":"Bitwidth Analysis with Application to Silicon Compilation","author":"stephenson","year":"2000","journal-title":"Proc Conf Programming Language Design and Implementation"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512550"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.908452"},{"journal-title":"Cool-Cache for Hot Multimedia MICRO-34 Conference","year":"2001","author":"unsal","key":"ref25"}],"event":{"name":"2003 IEEE International Conference on Field-Programmable Technology (FPT)","acronym":"FPT-03","location":"Tokyo, Japan"},"container-title":["Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8988\/28529\/01275757.pdf?arnumber=1275757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,17]],"date-time":"2021-06-17T11:03:02Z","timestamp":1623927782000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1275757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/fpt.2003.1275757","relation":{},"subject":[]}}