{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:14:48Z","timestamp":1729624488600,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2003.1275758","type":"proceedings-article","created":{"date-parts":[[2004,6,30]],"date-time":"2004-06-30T19:38:21Z","timestamp":1088624301000},"page":"278-285","source":"Crossref","is-referenced-by-count":7,"title":["Source-directed transformations for hardware compilation"],"prefix":"10.1109","author":[{"given":"J.G.F.","family":"Coutinho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"GNU m4","year":"0","author":"seindal","key":"ref10"},{"journal-title":"Synplicity Inc","year":"0","key":"ref11"},{"journal-title":"Xilinx Inc","year":"0","key":"ref12"},{"key":"ref13","article-title":"SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers","volume":"29","author":"wilson","year":"1996","journal-title":"ACM SIGPLAN Notices"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1049\/ip-cdt:20010514","article-title":"Memory access optimization for reconfigurable systems","volume":"148","author":"weinhardt","year":"2001","journal-title":"IEE Proc Comput Digit Tech"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/197405.197406"},{"journal-title":"Celoxica LTD","year":"0","key":"ref5"},{"key":"ref8","article-title":"Optimizing Parallel Programs for Hardware Implementation","author":"coutinho","year":"2002","journal-title":"Proc SPIE ITCOM 2002"},{"journal-title":"Compilers Principles Techniques and Tools Series in Computer Science","year":"1986","author":"aho","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903392"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.908452"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"ref9"}],"event":{"name":"2003 IEEE International Conference on Field-Programmable Technology (FPT)","acronym":"FPT-03","location":"Tokyo, Japan"},"container-title":["Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8988\/28529\/01275758.pdf?arnumber=1275758","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T08:26:48Z","timestamp":1497601608000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1275758\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpt.2003.1275758","relation":{},"subject":[]}}